Especificações Técnicas

OUTROS NUMEROS DE PEÇA PARA ESTE COMPONENTE: 2C256, XC2C256-6CP132C THE XC2C2566CP132C IS A CPLD COOLRUNNER II FAMILY 6K GATES 256 MACRO CELLS 256MHZ 0.18UM (CMOS) TECHNOLOGY 1.8V 132PIN CSBGA 132BALL CP (0.5MM) BGA WITH 106 USER I/O     THE COOLRUNNERII 256MACROCELL DEVICE IS DESIGNED FOR BOTH HIGH PERFORMANCE AND LOW POWER APPLICATIONS. THIS LENDS POWER SAVINGS TO HIGHEND COMMUNICATION EQUIPMENT AND HIGH SPEED TO BATTERY OPERATED DEVICES. DUE TO THE LOW POWER STANDBY AND DYNAMIC OPERATION, OVERALL SYSTEM RELIABILITY IS IMPROVED.   THIS DEVICE CONSISTS OF SIXTEEN FUNCTION BLOCKS INTERCONNECTED BY A LOW POWER ADVANCED INTERCONNECT MATRIX (AIM). THE AIM FEEDS 40 TRUE AND COMPLEMENT INPUTS TO EACH FUNCTION BLOCK. THE FUNCTION BLOCKS CONSIST OF A 40 BY 56 PTERM PLA AND 16 MACROCELLS WHICH CONTAIN NUMEROUS CONFIGURATION BITS THAT ALLOW FOR COMBINATIONAL OR REGISTERED MODES OF OPERATION.   ADDITIONALLY, THESE REGISTERS CAN BE GLOBALLY RESET OR PRESET AND CONFIGURED AS A D OR T FLIPFLOP OR AS A D LATCH. THERE ARE ALSO MULTIPLE CLOCK SIGNALS, BOTH GLOBAL AND LOCAL PRODUCT TERM TYPES, CONFIGURED ON A PER MACROCELL BASIS. OUTPUT PIN CONFIGURATIONS INCLUDE SLEW RATE LIMIT, BUS HOLD, PULLUP, OPEN DRAIN AND PROGRAMMABLE GROUNDS. A SCHMITTTRIGGER INPUT IS AVAILABLE ON A PER INPUT PIN BASIS. IN ADDITION TO STORING MACROCELL OUTPUT STATES, THE MACROCELL REGISTERS MAY BE CONFIGURED AS DIRECT INPUT REGISTERS TO STORE SIGNALS DIRECTLY FROM INPUT PINS.   CLOCKING IS AVAILABLE ON A GLOBAL OR FUNCTION BLOCK BASIS. THREE GLOBAL CLOCKS ARE AVAILABLE FOR ALL FUNCTION BLOCKS AS A SYNCHRONOUS CLOCK SOURCE. MACROCELL REGISTERS CAN BE INDIVIDUALLY CONFIGURED TO POWER UP TO THE ZERO OR ONE STATE. A GLOBAL SET/RESET CONTROL LINE IS ALSO AVAILABLE TO ASYNCHRONOUSLY SET OR RESET SELECTED REGISTERS DURING OPERATION. ADDITIONAL LOCAL CLOCK, SYNCHRONOUS CLOCKENABLE, ASYNCHRONOUS SET/RESET AND OUTPUT ENABLE SIGNALS CAN BE FORMED USING PRODUCT TERMS ON A PERMACROCELL OR PERFUNCTION BLOCK BASIS.   A DUALEDGE FLIPFLOP FEATURE IS ALSO AVAILABLE ON A PER MACROCELL BASIS. THIS FEATURE ALLOWS HIGH PERFORMANCE SYNCHRONOUS OPERATION BASED ON LOWER FREQUENCY CLOCKING TO HELP REDUCE THE TOTAL POWER CONSUMPTION OF THE DEVICE.   CIRCUITRY HAS ALSO BEEN INCLUDED TO DIVIDE ONE EXTERNALLY SUPPLIED GLOBAL CLOCK (GCK2) BY EIGHT DIFFERENT SELECTIONS. THIS YIELDS DIVIDE BY EVEN AND ODD CLOCK FREQUENCIES.   THE USE OF THE CLOCK DIVIDE (DIVISION BY 2) AND DUALEDGE FLIPFLOP GIVES THE RESULTANT COOLCLOCK FEATURE.   DATAGATE IS A METHOD TO SELECTIVELY DISABLE INPUTS OF THE CPLD THAT ARE NOT OF INTEREST DURING CERTAIN POINTS IN TIME.     MANUFACTURER: XILINX PRODUCT CATEGORY: CPLD COMPLEX PROGRAMMABLE LOGIC DEVICES SERIES: XC2C256 MOUNTING STYLE: SMD/SMT PACKAGE / CASE: CSBGA132 OPERATING SUPPLY VOLTAGE: 1.8 V NUMBER OF MACROCELLS: 256 NUMBER OF I/OS: 106 I/O SUPPLY VOLTAGE MAX: 1.9 V SUPPLY VOLTAGE MIN: 1.7 V MINIMUM OPERATING TEMPERATURE: 0 C MAXIMUM OPERATING TEMPERATURE: 70 C MAXIMUM OPERATING FREQUENCY: 256 MHZ PROPAGATION DELAY MAX: 5.7 NS BRAND: XILINX NUMBER OF LOGIC ARRAY BLOCKS LABS: 16 OPERATING SUPPLY CURRENT: 21 UA PRODUCT TYPE: CPLD COMPLEX PROGRAMMABLE LOGIC DEVICES SUBCATEGORY: PROGRAMMABLE LOGIC ICS XC2C256 IC XC2C2566CP132C CPLD COOLRUNNER-II 256MC MAIORES DETALHES DE XC2C256 NO SITE DO FABRICANTE: HTTPS://WWW.XILINX-ADM.COM/FILES/69/102990004.PDF TAGS DE XC2C256: XC2C2566CP132C, MICROCONTROLADOR MCU, MCU FPGA, 2C256, XC2C256, XC2C256-6CP132C, XC2C256-7VQG100C, XC2C256-7TQG144C, XC2C256-6CPG132C, XC2C256-7CPG132C, XC2C256-7CP132C, CPLD - COMPLEX PROGRAMMABLE LOGIC DEVICES, CPLD COOLRUNNER II FAMILYM XC2C256 COOLRUNNER-II CPLD

Informações Adicionais